
PIC18F6585/8585/6680/8680
DS30491C-page 112
2004 Microchip Technology Inc.
REGISTER 9-2:
INTCON2 REGISTER
R/W-1
RBPU
INTEDG0
INTEDG1
INTEDG2
INTEDG3
TMR0IP
INT3IP
RBIP
bit 7
bit 0
bit 7
RBPU: PORTB Pull-up Enable bit
1
= All PORTB pull-ups are disabled
0
= PORTB pull-ups are enabled by individual port latch values
bit 6
INTEDG0: External Interrupt 0 Edge Select bit
1
= Interrupt on rising edge
0
= Interrupt on falling edge
bit 5
INTEDG1: External Interrupt 1 Edge Select bit
1
= Interrupt on rising edge
0
= Interrupt on falling edge
bit 4
INTEDG2: External Interrupt 2 Edge Select bit
1
= Interrupt on rising edge
0
= Interrupt on falling edge
bit 3
INTEDG3: External Interrupt 3 Edge Select bit
1
= Interrupt on rising edge
0
= Interrupt on falling edge
bit 2
TMR0IP: TMR0 Overflow Interrupt Priority bit
1
= High priority
0
= Low priority
bit 1
INT3IP: INT3 External Interrupt Priority bit
1
= High priority
0
= Low priority
bit 0
RBIP: RB Port Change Interrupt Priority bit
1
= High priority
0
= Low priority
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
Note:
Interrupt flag bits are set when an interrupt condition occurs regardless of the state
of its corresponding enable bit or the global enable bit. User software should ensure
the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature
allows for software polling.